Back to Search Results
Get alerts for jobs like this Get jobs like this tweeted to you
Company: AMD
Location: Hyderabad, TS, India
Career Level: Mid-Senior Level
Industries: Technology, Software, IT, Electronics

Description



WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_



PREFERRED EXPERIENCE:

  • Analog/Mixed signal design lead with 16+ years of professional experience in the semiconductor industry with focus on analog/mixed signal silicon IP design and development. 
  • Experience successfully leading small to medium size analog/mixed signal design engineering teams.
  • Able to lead a team effectively, with good interpersonal skills, enthusiasm and positive energy. 
  • Analytical thinking, inventive, and Quality-oriented mindset. Strong and effective technical and management communication at the peer and upward management levels.
  • Hand-on design experience in high-speed serial and/or parallel (memory, SerDes, die-to-die interfaces) PHY/IO designs. 
  • Strong fundamentals and knowledge of mixed signal circuit architecture and design techniques for IO receiver/transmitter analog-front-end (AFE) and PLL/DLL/clocking (PCIE, USB,…,LPDDR, HBM, gDDR, …, UCIE, …)
  • Design Experience in FinFET nodes such as 16/14/10/7/5/3nm nodes with a solid understanding of transistor device performance and fundamentals
  • A track record of successful design and productization of analog/mixed signal silicon IPs.
  • Direct hands-on experience in the following PHY/IO-AFE/PLL/Clocking circuits architecture and design. In-depth knowledge of analog, digital, and semi-digital circuit architecture
  • Experience in high-speed custom digital and low power design techniques is highly desirable.
  • knowledge of AMS EDA industry-standard tools and best-in-class design practices/methodologies for analog/mixed signal design. Proficient in AMS design flows, tools, and methodologies. Familiar with Cadence schematic capture/virtuoso, Spectre/HSPICE/other circuit simulation tools
  • Excellent written and verbal communication skills able to operate without direct supervision but also work cross-functionally, cross-geographies collaborating and being part of a multi-disciplinary team in a dynamic environment.
  • strong initiative and ownership. Seek help proactively as well as share and pass on knowledge
  • Master's degree in electrical engineering. PhD is preferred



 

KEY RESPONSIBILITIES:

  • Lead and manage a team of analog/mixed signal silicon designers
  • Responsibilities include detailed circuit design schedule planning, work breakdown, design tasks assignments and progress tracking, prioritization, team members performance review, technical mentoring for junior team members.
  • Work with project/IP director, and other cross-functional leads, system architects, SOC designers and physical designers to guarantee quality/timely deliverables meeting schedule and technical requirements
  • Contribute to the definition of analog circuit architecture for the various AMS blocks.
  • Work with other design functions domains across different geographies and time zones, to ensure successful cross-functional team engagement and high-quality execution
  • Ensure quality of work within schedule and mitigate overall risk.
  • Proven Track record of successfully taking designs to production
  • Contribute to the definition of AMS design flows toward improving team productivity, efficiency and quality of execution. Influence development of AMS design workflows and methodology for best in-class/best PPA circuits designs.
  • Complete bottom-up schedule planning and manage analog/mixed circuit design/verification activities guaranteeing AMS IP/sub-blocks designs meets performance, power, reliability and timing requirements.
  • Work closely with the layout design teams to deliver the DRC rules compliant physical design GDSII
  • Deliver AMS Block production/bench-level test plans for post-silicon characterization/validation. Enable/Support Post-Silicon teams' activities toward validation and characterization of mixed IP (Performance, Power, Functionality,  ..) ensuring production silicon meets all committed design and compliance specifications.

 

#LI-PK2



Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.


 Apply on company website